recent years, being one of the most difficult problems, automatic logic synthesis for large scale plds has gained more and more attention.
大规模集成pld器件的逻辑综合是近年来引起广泛关注的热点和难点问题。
the above work is intended to set up an automatic logic synthesis system to translate a register transfer level language descriptions into hardware logic diagrams.