Due to walking error of digital clock, we design time calibration circuit in the system.
针对数字钟会产生走时误差的现象,在电路中就设计有有校準时间功能的电路。
Based on the rock conductivity model and with reference to calibration circuit in the dual laterolog tool, designed is calibration circuits in the complex resistivity logging tool.